Abstract-Bio-medical wearable devices restricted to their small-capacity embedded-battery require energy-efficiency of the highest order. However, minimum-energy point (MEP) at subthreshold voltages is unattainable with SRAM memory, which fails to hold below 0.3 V because of its vanishing noise margins. This paper examines the minimum-energy operation point of 2T and 3T1D e-DRAM gain cells at the 32-nm technology node with different design points: up-sizing transistors, using high-Vth transistors, read/write wordline assists; as well as operating conditions (i.e., temperature). First, the e-DRAM cells are evaluated without considering any process variations. Then, a full-factorial statistical analysis of e-DRAM cells is performed in the presence of threshold voltage variations and the effect of upsizing on mean MEP is reported. Finally, it is shown that the product of the read and write lengths provides a knob to tradeoff energy-efficiency for reliable MEP energy operation.
speeds comparable to 6T SRAM [5] and with larger device density [2] . The maximum energy efficiency has been shown to exist at sub-threshold circuit operation [7] , [8] . However the 6-Transistor SRAM bit-cell cannot provide enough reliability because of its reduced noise margin at these ultra-low voltages. Operating e-DRAMs at sub-threshold/near-threshold region offers the next step in the direction of increasing energyefficiency of wearable biomedical health-monitoring systems. This simulation-based exploratory paper makes the following contributions:
1) Comparison of the read energy at MEP considering up-sizing of transistors, word-line boosting, high threshold-voltage transistors and temperature using SPICE simulations. This analysis is performed for subthreshold operation of the gain cells which is different from the previous above-threshold analysis of gain cells in [2] and [6] . The evaluation of wordline boosting, temperature and the statistical significance of transistor upsizing using p-values from ANOVA test under process variations is performed. 2) Methodology to reduce design exploration cost through careful statistical modelling of the read energy at the MEP in the presence of threshold voltage variations. Shows the use of Kriging as a non-parametric interpolation method with log transformation for modeling the mean MEP energy, its 0.998 quantile and the deviation from Normal distribution.
II. BACKGROUND
The energy consumption in CMOS circuits is mainly constituted of the dynamic energy and leakage energy. The former is spent in switching capacitive loads and the later is consumed by sub-threshold leakage currents when the transistors are off. The dynamic energy of the circuit can be decreased quadratically by scaling the supply voltage (V DD ). When the V DD is aggressively scaled down to sub-threshold voltages, the driving-current (I on , V GS = V DD ) and the off-current (I off , V GS = 0) are given by the equation, I SUB = I o e V GS −V th /nV T The delay (t d ) of the circuit increases exponentially when the supply voltage is scaled to the sub-threshold region; consequently, leakage increases as well. The MEP of the circuit can be achieved at V DD in the sub-threshold region [7] , [8] . However, the presence of process variations leads to a variability in the I on , I off currents and the circuit delay. Consequently, there are significant variations in MEP energy and delay and their means shift to higher values when process variations Fig. 1 . Schematic of (a) 2T and (b) 3T1D gain cell. Read operation begins by pre-charging the read bitline. Subsequently read word-line is driven low for 2T and high for 3T1D gain cell to complete the read operation.
increase. Moreover, the leakage current is highly dependent on the temperature and a shift in the operating temperature can cause a significant increase in the MEP energy of the circuit [9] . Also, the operating voltages for a processor are limited to the minimum-voltage required for the reliable operation of the on-chip SRAM cache. SRAM which fails when scaling down to ultra-low voltages because of its shrinking noise margins. Nevertheless, SRAM dominates the energy consumption among the components of a processor [10] and several alternative SRAM bit-cells have been proposed. These sub-threshold SRAM bit-cells have 8-transistors [11] or 10-transistors [12] [13] [14] . As an alternative to SRAM bitcells, Meinerzhagen et al. [15] investigated sub-threshold 2T e-DRAM gain-cells for ultra-low power medical applications. Their study shows the reliable operation of a 2kb e-DRAM array at a sub-threshold voltage of 0.4V in 0.18μm and up to a near-threshold voltage of 0.6V at the 40nm node. The 2T and 3T1D gain cells are fully compatible with the standard CMOS technology and they do not need additional process steps to fabricate. In contrast to the, the cell capacitor needed in the 1T1C eDRAM cell. These gain cells are smaller than the SRAM bitcells, thus they have promising potential to improve the energy efficiency and reduce the silicon cost. Further, Amat et al. [1] observed that the 3T1D gain-cells exhibits better reliability in case of device variability and single event upsets than the 2T gain cell. In our analysis we have considered more design options than [15] for the design space exploration of gain cells. This paper is an extension of the analysis in [16] , with additions of results on shrinking the tail of MEP energy distribution and achieving tradeoff between normal distribution and energy efficiency.
A. 2T and 3T1D Gain Cells
2T and 3T1D gain cells are two-port memories with separate read and write paths as shown in Fig. 1 , which also shows the waveforms for their read/write operation. Since the leakage current of the nMOS transistor is significantly higher than that of the pMOS transistor, alternate cell configurations that mix the transistor types (pMOS write transistor and nMOS transistors for the read path) achieve better memory cell performance than the nMOS-only design [1] , [2] . The storage node capacitor (SN), formed by T2's gate capacitance and T1's diffusion 3 . Dynamic read failure probability of 6T and 8T SRAM bitcells is higher compared to the 2T and 3T1D gain cells. 3T1D has lower failure probability than the 2T gain cell.
capacitance, stores the data as charge. To write data into the gain cell, T1 is turned on to transfer charge from BL Write to SN. Fig. 2 shows the MEP for read operation of 3T1D gaincell and 6T SRAM bitcell, 6T has read MEP energy ∼200X that of 3T1D. Similarly, the comparison of the dynamic read failure probability of 6T and 8T SRAM bitcells with 2T and 3T1D gain cells is shown in Fig. 3 . The dynamic read failure probability is compared because the static margins from the butterfly curves can be estimated only for the SRAM gain cells and not for gain cells. The dynamic read margin for the SRAM bitcell is the time it takes to flip the logic values in the two storage nodes during read operation. The dynamic read margin for the e-DRAM gain cells is the time till the storage node voltage decreases to half of the supply voltage. The read stability of the gain cells is higher than the SRAM bitcells at sub-threshold voltages. This is because the bi-stability of the SRAM bitcells reduces with decrease in supply voltage (shrinking of noise margins) and also because gain cells have less leakage paths from the storage node to the ground than the bitcells. Further the read stability of 3T1D is higher than 2T because of the diode [5] which increases the storage node voltage during read operation.
III. METHODOLOGY
We study the energy-efficiency of 2T and 3T1D e-DRAM gain-cell within the following design space:
1) Different sizing of transistors: Nominal transistor sizes are taken from Lovin et al. [17] . The lengths and widths The spice net-lists of the 2T and 3T1D gain-cells are simulated in HSPICE circuit simulator. The e-DRAMs were shown to perform reliably in near-threshold region at 40nm node in [15] . So in this paper, e-DRAM gain-cells are studied at the next scaled technology node 32nm (using HP PTM models [18]) which is going to be the technology node for the future sub-threshold circuit implementations.
A. Full Factorial Analysis in Presence of Process Variations
In the presence of process variations, it is necessary to find statistically significant design parameters. To compare each of these parameters of significance, their confidence intervals for improvement in MEP are needed. For this, a 2 k full factorial design experiment with 5000 replications is done for up-sized designs (lengths and widths of transistors with two levels [1x, 4x]). The p-values from ANOVA test [19] are then used to identify statistically significant design parameters with significance level of 0.001. The 95% confidence intervals for each design parameter in the effects-model are estimated as: estimate ± t α/2,df √ variance estimator , where α = 0.05 and df is the degrees of freedom of error term. The variability in threshold voltage is assumed to be 6% following the results 
IV. RESULTS

A. Nominal Analysis (Without Process Variations)
The effect of various circuit optimization techniques on the MEP energy, MEP voltage and MEP delay are discussed below and shown in Fig. 5 and Fig. 6 . The objective is to decrease the MEP energy. 1) Sizing: The width of the read transistor is typically up-sized to increase the retention time. This however increases the MEP energy and decreases the MEP voltage. This decrease in MEP voltage consequently increases the read delay. On the other hand, upsizing the write transistor length decreases the leakage energy and thereby the MEP energy. It also decreases the MEP voltage, As such, both upsizing options increase the read delay. The HSPICE simulation of the 4x write transistor length design shows a decrease in MEP energy of 29% for 2T and 26% for 3T1D. 2) Wordline Boosting: Applying read wordline boosting increases the dynamic energy which thereby increases the MEP energy. The resulting larger read current decreases the read delay. This increase in read energy and decrease in read delay exists despite the shift in the MEP voltage to a lower value. In contrast, the effect of write wordline boosting is to reduce the leakage energy. Moreover, the decrease in the MEP voltage decreases the dynamic energy resulting in an overall reduction of MEP energy. HSPICE simulations of 0.2V read wordline boosting design shows that the MEP energy is higher by 564% for 2T and 61% for 3T1D. When using a 0.2V write wordline boosting, the MEP energy is reduced by 34% for 2T and 41% for 3T1D. 3) High Threshold Voltage Transistors: Using high Vth transistors in the read and write paths to decrease the leakage current has opposite effects on the MEP energy. While using a high Vth in the write path decreases the MEP energy, using high Vth transistors in the read path increases the MEP energy. This effect for the upsized read width can be explained by the increase in the read delay which consequently increases the read leakage energy. The HSPICE simulation of a 0.2V higher Vth write transistor shows a decrease in MEP energy by 35% for 2T and 25% for 3T1D. When applying a 0.2V increase in the Vth of the read transistors, the MEP energy increases by 860% for 2T and 293% for 3T1D. 4) Temperature: Increase in temperature increases the read MEP energy. HSPICE simulations show that at 100 • C the increase in MEP energy is 116.9% for 2T and 130% for 3T1D. This increase is smaller with the 4x up-sizing of write transistor length (i.e., 12% for 2T and 23% for 3T1D). In summary, the read MEP energy is reduced for both 2T and 3T1D gain cells by either: (1) write wordline boosting; (2) high Vth in the write transistor; or (3) by up-sizing the write transistor length. Reducing the leakage current through the write path is necessary to reduce overall MEP energy, especially at higher temperatures. On the contrary, reducing the read delay by either up-sizing the read transistor width or implementing read wordline boosting increases the read MEP energy.
Since the read width and write length upsizing have different effect on the MEP energy. The two can be upsized together to offset the change in the MEP energy. This is shown in Fig. 7 . The same holds for combining the use of high Vth transistors in the read and write paths. Here, the reduction in the MEP energy is maximal when both paths use high Vth transistors. Among the wordline boosting techniques, the effect of read wordline boosting dominates the write wordline boosting. In this case, applying both together does not decrease the MEP energy. When considering the reduction in the read delay, only the read wordline boosting is able to reduce the delay. Since the rest of the techniques increase the read delay, using a combination of them leads to further rise in the read delay. This is shown in Fig. 8 . Furthermore, Fig. 9 shows that upsizing factors of read width and write length should be increased linearly to maintain the same energy level. For a large read width design, the write length must be upsized at least to the same amount to minimize the increase in energy. However, the combined upsizing reduces the MEP voltage and consequently increases the read delay as shown in Fig. 10 . To maintain the same read delay, the read width should be decreased while the write length should be increased. Thus, optimizing for both read MEP energy and read MEP delay is challenging because of the opposing upsizing constraints. Particularly, as Fig. 11 shows, the same MEP energy-delay product can be maintained only when the write length is upsized. In contrast, upsizing the read width increases both the MEP energy and MEP delay and thereby also increases the MEP energy-delay product. The HSPICE simulation of the 4x write transistor length design shows that the energy-delay product is reduced by 30% for 2T and 26.3% for 3T1D.
B. Full-Factorial Analysis in Presence of Threshold Voltage Variations
In the presence of process variations, the boxplots in Fig. 12 show median MEP energy, using 5000 random samples each, for various upsizings of the 2T gain cell. The upsized design with 4x read transistor length and 4x write transistor width (S.L.L.S design) has the maximum median MEP energy. Further comparison of median MEP energy of the 2T gain cell's first 8 designs (designs with 1x read transistor width) with the last 8 designs (designs with 4x read transistor width) in the Fig. 12 suggests that up-sizing the read transistor width alone does not have significant effect on the median MEP energy. Specifically, 4x up-sizing the read transistor width of the 2T gain cell increases the median MEP energy by 12%.
Here, it is not accurate to compare solely the mean/median MEP energies of the various 2T upsizings because the mean/median MEP energy estimate is itself a random variable and is dependent upon the number of random samples, which is 5000 in this case. Fig. 13 shows the distribution of the difference in the mean MEP energy between the 1x and 4x upsized read width designs of 2T. This figure shows that the range of this random variable (that is, difference in the mean MEP energies) lies between 3% and 52%. It is possible to increase the accuracy of the mean MEP energy estimate using more than 5000 random sample. However, it comes at the cost of increase in the number of SPICE simulations. Regardless, even for the case of a larger random sample size, it is necessary to consider the possibility of extreme values in the random samples influencing the observed difference between the mean values.
As such, it should be verified whether the 12% difference can be observed using 5000 random samples even when the two mean MEP energies are similar. This verification of the observed difference is done by estimating the probability (the p-value) of observing the 12% difference if the mean values were to be equal. The observed 12% difference can then be reliably attributed to the upsizing of the read-width only if the p-value is smaller than a pre-determined significance level which is taken here as 10 −3 . Smaller value of significance level decreases the false positive rate.
The results of the p-values from ANOVA test are shown in Table I . Since the p-value for up-sizing of read transistor width is greater than this significance level, the null hypothesis that up-sizing read transistor width has no statistically significant effect on MEP energy in presence of Vth variations cannot be rejected. The p-value of read width is 0.68 which is larger than 0.001 significance level. This suggests that, for 2T gain cell, the effect of read width upsizing is not significant when other transistors are also upsized. Similar results are observed for the diode transistor in 3T1D gain cell.The Tukey's honest significant differences test [22] is then used to estimate the set of 95% confidence intervals (CI) of differences between the mean MEP energy between 1x and 4x levels of statistically significant up-sizing factors. The results are shown in Tables II and III . The increase (decrease) in the mean MEP energy at the 4x up-sizing level is calculated as the percentage relative difference between the lower (upper) level value of its 95% CI and the mean at 1x up-sizing level. Up-sizing the write transistor length reduces the mean MEP energy by at-least 60% for 2T and 63% for 3T1D gain cells in presence of threshold voltage variations. The up-sizing factor with largest increase in mean MEP energy in presence of vth variations for both 2T and 3T1D gain cell is the read transistor length with at least 349% increase for 2T and at least 215% increase for 3T1D. 
C. Fitting a Log-Normal Distribution to MEP Energy Under Process Variations
The previous section provided a comparison of the empirical mean MEP energies among the up-sized gain-cell designs. When designing memories to meet the energy constraints of IoT devices, it is also necessary to compare the higher quantiles besides the mean of MEP energy distribution. In the case of a Normally distributed data, the 0.998 quantile (which is μ+3σ for Normal distribution) or higher estimates are used to compare the yield. However, as the box-plots in Fig. 12 show, the MEP energy is not Normally distributed. Instead, it has a long right-tail. The 0.998 quantile of the MEP energy distribution is higher than μ + 3σ estimate. As such, to accurately compare the MEP energy distributions at higher quantiles a long-tail distribution should be fitted to the empirical MEP energy data. We have assumed the threshold voltages of the transistors to be Normally distributed random variables due to the random dopant fluctuations (RDF). We consider RDF as the only source of variations since it was shown to be the dominant component of variations for sub-threshold operation [23] . Since, the subthreshold current is exponentially dependent on the threshold voltage of the transistors, the subthreshold current (both the on-current, I ON , and the off-current I OFF ) is a log-Normal random variable, and as a consequence so is delay, t d , which is dependent on the random variable I ON , [24] . The leakage energy given by: E LEAK ∝ I OFF * t d , is a product of two log-Normal random variables. The random variables I ON , I OFF an t d are not independent because the voltage at the storage node, SN, influences both the I ON flowing through the read path and I OFF flowing through the write path (Fig. 4) . The leakage energy is thus not an exact log-Normal distribution. We fit both Normal and log-Normal distribution to the empirical MEP energy data and compare the accuracy of Normal approximation of the MEP energy distribution at higher quantiles. For Normal distribution, μ and σ parameters are estimated using the maximum likelihood estimate (MLE). While for the log-Normal distribution, following three estimation methods are compared for their accuracy at the longer right tail:
1) Maximum-Likelihood (MLE) 2) Quantile-matching (QME). Distribution parameters are estimated by minimizing the distance between the observed and theoretical quantiles. 3) Maximum-goodness-of-fit (right-tail Anderson-Darling statistics [25] , ADR and ADR2). Distance between the CDF of the fitted distribution and CDF of the empirical MEP read energy distribution is minimized.
Fig. 14 shows that the CDF of the fitted log-Normal distributions (LN-MLE, LN-QME, LN-ADR and LN-ADR2) better approximates the empirical MEP energy CDF than the fitted Normal distribution (N-MLE). The QQ-plot in the figure also shows the discrepancy in fitting the right-tail of the empirical MEP energy distribution using Normal distribution. In this QQ-plot, the quantiles of the empirical MEP energy distribution are plotted against the quantiles of the Normal distribution. The higher quantiles of the fitted log-Normal distribution using the ADR2 statistic match the higher quantiles of the empirical data (top area in the QQ-plot). This accuracy comes at the cost of larger discrepancy at the left-tail of the distribution as is seen in the lower-left area in the CDF plot. Since, we are only interested in comparing quantiles for higher MEP energy values (which are on the right-tail), the use of the maximum-goodness-of-fit estimation method based on the ADR2 statistic is used for fitting log-Normal distribution to the empirical distribution of MEP energy. Table IV gives the relative error in higher quantile estimates for Normal distribution. For instance, the 2T MEP energy at 0.998 quantile under the log-Normal distribution, is 22.43% higher than the 0.998 quantile (μ + 3σ ) under Normal distribution. Thus, 99.7% confidence interval of the MEP energy would be under-estimated if it is calculated as μ ± 3σ . Furthermore, the log-Normal distribution fitted using MLE also under-estimates the higher quantiles. This is seen in the QQ plot of Fig. 14 . The MLE fitted log-Normal distribution assigns higher empirical quantiles to lower theoretical quantiles (observations at higher quantiles are above the straight line in the QQ plot).
D. Shrinking the Right Tail of MEP Energy Distribution
As the higher quantiles of the MEP energy distribution are at the right-tail of MEP energy distribution; shrinking the right tail of the MEP energy distribution will increase the probability of meeting the energy constraints. Furthermore, if the MEP energy distribution approaches normal distribution, the (μ + 3σ ) estimate can again be used for 0.998 quantile. Thus, we want to find the upsizing configuration that transforms the MEP energy distribution to a normal distribution with shorter tail. Here onwards, μ and σ refer to the mean and sigma of the fitted MLE normal distribution to the empirical MEP energy distribution (In this case, μ then is equal to the empirical mean of energy distribution). While, μ lognormal refers to the mean of the log-normal fitted distribution. Fig. 15 compares the QQ plots of the fitted normal and log-normal distributions for five transistor up-sizing options: none, width of the read transistor, length of write transistor, both read width and write length together, and the lengths read and write transistors together. In this QQ plot the quantiles of the empiricial mean MEP energy distribution are plotted against the quantiles of the normal and the log-normal distributions. Between the two distributions, the better fit to the data is provided by the log-normal distribution because its QQ plot matches more with the straight line. Upsizing the lengths of both the read and write transistors provides an almost normal distribution of the MEP energy. For this up-sized 2T design, the relative difference between the 0.998 quantile of the fitted normal distribution (that is μ + 3σ ) and the 0.998 quantile of the fitted log-normal distribution is only 1.46%. While this difference is 66% for the nominal sized design, this upsizing also provides a 93% shorter right-tail. However, this shorter-tail normally In order to compare the length of the right-tails of the upsized designs and the discrepancy from the normal distribution, the following kriging models are made with transistor upsizing factor (in the range 1x to 4x) as the predictors of the model. Kriging is an interpolation technique where prediction at intermediate locations is modeled by gaussian process and a covariance function. Another alternative technique for interpolation is piecewise-polynomial spline interpolation. An empirical comparison of kriging with spline method in [26] shows that kriging outperforms spline interpolation method. The training data consists of 256 grid points of upsizingfactors for the 2T gain cell (4×4×4×4) with 10,000 HSPICE simulations at each upsizing level. The prediction given by the kriging model for a given transistor upsizing is the mean of normally distributed predictions for that upsized design. When the model residuals are not normally distributed, the mean of the predictions by the kriging model will not be accurate. Furthermore, the un-equal variances of the residuals violates the assumption of homogeneous variance of the random error. This results in larger variance (uncertainty) of the model predictions. Hence, addressing both these problems is necessary to build at an accurate statistical model for predicting the 0.998-quantile discrepancy.
1) Log(D 0.998Q )=log(Quantile(0.998) − (μ + 3σ )) -To predict the discrepancy in the fitted log-normal 0.998 Quantile of the MEP energy from that of fitted normal distribution (that is μ+3σ ). It is used as a measure of the energy distribution's right-tail length. A longer right-tail will increase the 0.998 quantile value higher than the (μ+3σ ) estimate. The QQ plots in Fig. 16 show that a Log-transformation is needed to satisfy the normality and uniform variance assumption of the model residuals. 2) μ lognormal -To predict the mean of the log-normal MEP energy distribution. It is used to compare the energyefficiency of the upsized designs at the mean of their MEP energy distributions. Note that the mean under the fitted log-normal distribution will be smaller than the empirical mean of the MEP energy distribution because log-normal distribution takes into consideration that some observed data is at the far end of the longer right-tail. For instance, the empirical mean of nominal sized design is 7.26e-22J while the mean of the fitted log-normal distribution is 7.06e-22J. No transformation Log-transformation is needed for this model to satisfy the normality and uniform variance assumptions of the residuals. The predictions of the resulting models for testing set of 40,000 grid points of upsizing factor levels (between 1x-4x) are used to study the relationship between the mean of MEP distribution and the discrepancy from the normal distribution with the product and ratio of the read/write length upsizing factors. The Fig. 17(a),(b) show that an increase in the ratio of the write length to read length upsizing factor increases the energy-efficiency. In these figures, the black shapes are the mean and 0.998 quantile values taken by these 40,000 2T upsized designs with respect to the upsizing factor ratio. The mean MEP energy decreases by 56%. The 0.998 quantile Fig. 17 . Upsizing factor ratio -vs-(a) log-normal mean (b) 0.998 quantile (c) Discrepancy of the 0.998 quantile from μ + 3σ , using 40,000 grid points (200x200) for the write and read length between [1x,4x]. The black shape in each figure is the values taken by these 40,000 grid points with respect to the upsizing factor ratio. The shapes shows that the energy per operation decreases while the deviation from normal distribution increases with higher upsizing factor ratio. also decreases by 42%. This is expected, because increasing the read length increases the MEP energy while increasing the write length decreases the MEP energy. However, Fig. 17(c) shows that the discrepancy from the normal distribution is higher for the write length upsizing than that of the read length (i.e., 600% increase) On the other hand, higher upsizing-factor product decreases the discrepancy from the normal distribution (88% decrease). However, higher upsizingfactor product means larger sized transistors. This decreases the energy-efficiency. The mean MEP energy increases by 67% as seen in Fig. 18 in which the black shapes show the mean and 0.998 quantile MEP energy values taken by 40,000 grid points of upsizing factors. Thus, the models suggest that the write length to read length upsizing-factor ratio has a significant influence on the energy-efficiency both in the mean MEP energy and its higher quantiles. While the product of the length upsizing-factors dictates the shape of the distribution.
To jointly achieve higher energy-efficiency and a normal distribution of MEP energy, the product (MxD = μ lognormal * D 0.998Q ) of the mean MEP energy and the discrepancy from the normal distribution has to be minimized. The values of μ lognormal and D 0.998Q are scaled to [1, 2] before taking the product to make it independent of units. The upsizingfactor ratio must be increased to decrease the MxD. Fig. 19 shows that the MxD decreases from 3.43 to 1.64 with an increase in the length upsizing-factor ratio from 0.25 to 4. Particularly, the MxD is smaller (that is, between 1.74 to 1.64) when the upsizing-factor ratio is between 2 to 4, Fig. 19(d) . Furthermore, with this upsizing-factor ratio of greater than 2, the MxD does not change significantly when the upsizingfactor product is increased. Fig. 19(c) shows that MxD remains almost constant (1.67 to 1.74) with an increase in the upsizingfactor product. Thus, both higher energy-efficiency and normal MEP energy distribution can be achieved by minimizing the upsizing-factor product with constraint that the ratio is greater than 2. This suggests that the ratio of write and read length upsizing-factors, and their product can be used as a knob for achieving trade-offs between higher mean MEP energyefficiency but with a longer right tail vs achieving a normal MEP energy distribution but with a higher mean MEP energy.
To illustrate this trade-off, Fig. 20 shows that by using designs with upsizing-factor ratio greater than 2, the discrepancy from the normal distribution, that is D 0.998Q , decreases by 62% with higher upsizing-factor product. Because of the higher upsizing-factor product, the mean MEP energy, μ lognormal , increases by 57%.
Finally, it should be noted that the trade-off found with the upsizing factor ratio>2x is specific to the nominal transistor sizes used in this study which were taken from [17] . This trade-off ratio will change for different nominal sizes of the transistors in the gain-cells.
V. CONCLUSION
This paper investigates the minimum read energy operation of 2T and 3T1D gain cells in sub-threshold memories. The results show that read MEP energy can be reduced by either increasing the length of write transistor (> 26% decrease), or by providing write word-line boosting during read (> 34% decrease), or using high-threshold voltage write transistor (> 25% decrease). In presence of process variations, the p-values from ANOVA show that up-sizing of read transistor width for 2T and up-sizing of diode transistor for 3T1D are not statistically significant factors influencing the read MEP energy, while the largest increase in the read MEP energy is caused by upsizing the read transistor length (> 215% increase). Moreover, the efficacy of using log-normal distribution to fit the empirical MEP energy distribution using AD statistic is also shown. Furthermore, it is shown that the product of read and write length upsizing can be used as knob to trade-off reliable MEP energy operation and energy-efficiency.
